

TEST DEVICE

FIG. 2

LOG MEMORY ADDRESS	MEASUREMENT INPUT DATA	MEASUREMENT RESULT DATA	MEASUREMENT EXPECTATION DATA	MEASUREMENT DETERMINATION DATA
0	0	HIGH	HIGH	PASS
· 1	1 1	LOW	LOW	PASS
2	2	HIGH	HIGH	PASS
3	3	LOW	LOW	PASS
4	0	HIGH	HIGH	PASS
5	1	LOW	LOW	PASS
6	2	HIGH	HIGH	PASS
7	3	HIGH	LOW	FAIL
	$\stackrel{\leftarrow}{\sim}$	$\stackrel{\sim}{\downarrow}$ $\stackrel{\sim}{\downarrow}$	i i i i i i i i i i i i i i i i i i i	
n-1	62	HIGH	HIGH	PASS
n	63	LOW	LOW	PASS

FIG. 3




FIG 4




FIG. 5





FIG. 6






FIG. 8

